

Academic Personnel Short Profile / Short CV

Institution:	MIEEK
Surname:	SAVVA
Name:	SAVVAS
Rank/Position:	INSTRUCTOR
Program of Study:	NETW COMPUTER NETWORKS AND COMMUNICATIONS
Scientific Domain: *	ELECTRONICS, COMPUTER ARCHITECTURE, COMPUTER NETWORKS, COMPUTER ENGINEERING

**Field of Specialization*

Academic qualifications (list by highest qualification)				
Qualification	Year	Awarding Institution	Department	Thesis title
PhD	Current	Frederick University	Electrical Engineering, Computer Engineering and Informatics	Design and implementation of Low-Overhead Fault Tolerant Routing Algorithms for Regular Topology Networks- on-Chip (NoC).
MSc	2013	Frederick University	Electrical Engineering, Computer Engineering and Informatics	A Framework for Network-on- Chip (NoC) Self-Checking Testbenches.
BSc	2011	Frederick University	Electrical Engineering, Computer Engineering and Informatics	Design and Implementation of Self-Checking Testbenches

Employment history in Academic Institutions/Research Centers – List by the three (3) most recent

Period of employment		Employer	Location	Position
From	To			
2021	2022	MIEEK Ministry of Education	Paphos	Instructor
2013	2021	Frederick University	Nicosia	Instructor

Key refereed journal papers, monographs, books, conference publications etc. List the five (5) more recent and other five (5) selected –(max total 10)

Ref. Number	Year	Title	Other authors	Journal and Publisher/ Conference	Vol.	Pages
1	2023	Approximate Priority Hybrid 3DNoC Buffered-Bufferless Router	K. Tatas and C. Kyriacou,	<i>Micromachines</i> 2023	14	
2	2017	Fault-tolerant routing methodology for Networks-on-Chip		<i>27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)</i>		
3	2017	3DBUFFBLESS: A novel buffered-bufferless hybrid	K. Tatas and C. Kyriacou,	<i>27th International Symposium on</i>		

		router for 3D Networks-on-Chip		<i>Power and Timing Modeling, Optimization and Simulation (PATMOS)</i>		
4	2014	Low-Cost Fault-Tolerant Routing for Regular Topology NoCs	K. Tatas and C. Kyriacou,	21st <i>IEEE International Conference on Electronics Circuits & Systems (ICECS 2014)</i>		566-569
5	2013	A Low-Overhead Fault Tolerant Routing Algorithm for Mesh – Based Networks-on-Chip (NoC)	K. Tatas	<i>Poster in Conference on Scientific Computing (CSC2013)</i>		
6						
7						
8						
9						
10						

Exhibitions (where applicable). List the five (5) more recent and other five (5) selected. (max total 10)					
Ref. Number	Date	Topic	International / Local	Location*	Role in Exhibition
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					

** Specify venue, geographic location etc*

Research Projects. List the five (5) more recent and other five (5) selected (max total 10)				
Ref. Number	Date	Title	Funded by	Project Role*
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				

**Project Role: i.e. Scientific/Project Coordinator, Research Team Member, Researcher, Assistant Researcher, other*

Academic Consulting Services and/or Participation in Councils / Boards/ Editorial Committees. List the five (5) more recent (Optional Entry)				
Ref. Number	Period	Organization	Title of Position or Service	Key Activities
1				
2				
3				
4				
5				

Awards / International Recognition (where applicable). List the five (5) more recent and other five (5) selected. (max total 10) (Optional Entry)			
Ref. Number	Date	Title	Awarded by:
1	27/9/2017	Fault-tolerant routing methodology for Networks-on-Chip	PATMOS 2017 – Best PhD poster award
2			
3			
4			
5			
6			
7			
8			
9			
10			



**Other Achievements. List the five (5) more recent and other five (5) selected.
(max total 10) (Optional Entry)**

Ref. Number	Date	Title	Key Activities:
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			